V. Sai Keerthi, G. Ramesh. Innovative Design of 64bit Processing Unit with a Clock Gating Technique. DE [Internet]. 2021Dec.2 [cited 2024May7];:1624- 1632. Available from: http://www.thedesignengineering.com/index.php/DE/article/view/7116