1.
SAURABH RAI, SIDDHARTH SAINI PCJSS. VLSI IMPLEMENTATION OF OPTIMIZED TIME DELAY FOR 32-BIT ALU. DE [Internet]. 2021Oct.27 [cited 2024Apr.30];:2867-74. Available from: http://www.thedesignengineering.com/index.php/DE/article/view/5764