Alenoor Krishna Kumar KS. Design and Simulation of Area Efficient Carry Select Adder using Verilog HDL. DE [Internet]. 2021Aug.7 [cited 2024Apr.30];:7206- 7216. Available from: http://www.thedesignengineering.com/index.php/DE/article/view/3237