1.
Dr D N Rao, RD. ULTRA LOW POWER AND OPTIMIZED HIGH SPEED DFT IMPLEMENTATION FOR ASIC SOC. DE [Internet]. 2021Jul.27 [cited 2024May3];:5083-96. Available from: http://www.thedesignengineering.com/index.php/DE/article/view/2954