1.
Ch Vijayhalakshmi, Dr. Jaikaran Singh. Heuristic Approach on Probabilistic Model for Implementing Power Reduction Using Adiabatic Circuits for Memory Logics. DE [Internet]. 2021Jun.14 [cited 2024May5];:813 -82. Available from: http://www.thedesignengineering.com/index.php/DE/article/view/2044