V. Sai Keerthi, G. Ramesh. “Innovative Design of 64bit Processing Unit With a Clock Gating Technique”. Design Engineering (December 2, 2021): 1624- 1632. Accessed May 7, 2024. http://www.thedesignengineering.com/index.php/DE/article/view/7116.