Meenakshi J, Divya V, Nilanjan Tewari. “Switching Methodology Using Selective Harmonic Elimination for a Nine Level Transistor Clamped Cascaded Inverter”. Design Engineering (November 29, 2021): 455 - 466. Accessed April 30, 2024. http://www.thedesignengineering.com/index.php/DE/article/view/6972.