Alenoor Krishna Kumar, Kamlikar Sowmya,. “Design and Simulation of Area Efficient Carry Select Adder Using Verilog HDL”. Design Engineering (August 7, 2021): 7206- 7216. Accessed April 30, 2024. http://www.thedesignengineering.com/index.php/DE/article/view/3237.