Dr D N Rao, R Durgagopal,. “ULTRA LOW POWER AND OPTIMIZED HIGH SPEED DFT IMPLEMENTATION FOR ASIC SOC”. Design Engineering (July 27, 2021): 5083-5096. Accessed May 3, 2024. http://www.thedesignengineering.com/index.php/DE/article/view/2954.