Dr. Ramachandra A C, E G Satish ,. “Design of an Efficient Traffic Balance and Fault Tolerant Routing Algorithm for Network on Chip”. Design Engineering (June 18, 2021): 1485- 1500. Accessed May 7, 2024. http://www.thedesignengineering.com/index.php/DE/article/view/2148.