CH HARITHA, M DEVANATHAN. “Performance Analysis of Clock Gating Designs in Low Power Vlsi Circuits”. Design Engineering (May 31, 2021): 1304 -. Accessed April 26, 2024. http://www.thedesignengineering.com/index.php/DE/article/view/1810.