V. Sai Keerthi, G. Ramesh. “Innovative Design of 64bit Processing Unit With a Clock Gating Technique”. Design Engineering, Dec. 2021, pp. 1624- 1632, http://www.thedesignengineering.com/index.php/DE/article/view/7116.