SAURABH RAI, SIDDHARTH SAINI, P. C. J. S. S. “VLSI IMPLEMENTATION OF OPTIMIZED TIME DELAY FOR 32-BIT ALU”. Design Engineering, Oct. 2021, pp. 2867-74, http://www.thedesignengineering.com/index.php/DE/article/view/5764.