Alenoor Krishna Kumar, K. S. “Design and Simulation of Area Efficient Carry Select Adder Using Verilog HDL”. Design Engineering, Aug. 2021, pp. 7206- 7216, http://www.thedesignengineering.com/index.php/DE/article/view/3237.