Dr D N Rao, R. D. “ULTRA LOW POWER AND OPTIMIZED HIGH SPEED DFT IMPLEMENTATION FOR ASIC SOC”. Design Engineering, July 2021, pp. 5083-96, http://www.thedesignengineering.com/index.php/DE/article/view/2954.