CH HARITHA, M DEVANATHAN. “Performance Analysis of Clock Gating Designs in Low Power Vlsi Circuits”. Design Engineering, May 2021, pp. 1304 -, http://www.thedesignengineering.com/index.php/DE/article/view/1810.