V. Sai Keerthi, G. Ramesh, “Innovative Design of 64bit Processing Unit with a Clock Gating Technique”, DE, pp. 1624- 1632, Dec. 2021.