V. D. D. S. Dinesh Padole, “Novel Architecture For 16*16 Binary Multiplications Using Redundant Technique”, DE, pp. 11248-11261, Sep. 2021.