K. S. Alenoor Krishna Kumar, “Design and Simulation of Area Efficient Carry Select Adder using Verilog HDL”, DE, pp. 7206- 7216, Aug. 2021.