[1]
Ch Vijayhalakshmi, Dr. Jaikaran Singh, “Heuristic Approach on Probabilistic Model for Implementing Power Reduction Using Adiabatic Circuits for Memory Logics”, DE, pp. 813 - 832, Jun. 2021.