CH HARITHA, M DEVANATHAN, “Performance Analysis of Clock Gating Designs in Low Power Vlsi Circuits”, DE, pp. 1304 -, May 2021.