Alenoor Krishna Kumar, K. S. (2021) “Design and Simulation of Area Efficient Carry Select Adder using Verilog HDL”, Design Engineering, pp. 7206- 7216. Available at: http://www.thedesignengineering.com/index.php/DE/article/view/3237 (Accessed: 30April2024).