Dr D N Rao, R. D. (2021) “ULTRA LOW POWER AND OPTIMIZED HIGH SPEED DFT IMPLEMENTATION FOR ASIC SOC”, Design Engineering, pp. 5083-5096. Available at: http://www.thedesignengineering.com/index.php/DE/article/view/2954 (Accessed: 3May2024).