CH HARITHA, M DEVANATHAN (2021) “Performance Analysis of Clock Gating Designs in Low Power Vlsi Circuits”, Design Engineering, pp. 1304 -. Available at: http://www.thedesignengineering.com/index.php/DE/article/view/1810 (Accessed: 19April2024).