V. Sai Keerthi, G. Ramesh. 2021. “Innovative Design of 64bit Processing Unit With a Clock Gating Technique”. Design Engineering, December, 1624-32. http://www.thedesignengineering.com/index.php/DE/article/view/7116.