Alenoor Krishna Kumar, Kamlikar Sowmya,. 2021. “Design and Simulation of Area Efficient Carry Select Adder Using Verilog HDL”. Design Engineering, August, 7206-16. http://www.thedesignengineering.com/index.php/DE/article/view/3237.