Dr D N Rao, R Durgagopal,. 2021. “ULTRA LOW POWER AND OPTIMIZED HIGH SPEED DFT IMPLEMENTATION FOR ASIC SOC”. Design Engineering, July, 5083-96. http://www.thedesignengineering.com/index.php/DE/article/view/2954.