V. SAI KEERTHI, G. RAMESH. Innovative Design of 64bit Processing Unit with a Clock Gating Technique. Design Engineering, p. 1624- 1632, 2 Dec. 2021.