MEENAKSHI J, DIVYA V, NILANJAN TEWARI. Switching Methodology using Selective Harmonic Elimination for a Nine Level Transistor Clamped Cascaded Inverter. Design Engineering, p. 455 - 466, 29 Nov. 2021.