DR. G. YAMUNA, A. L. A. S. M. Low Power Multi Valued Combinational Logic Gates Design using Carbon Nanotubes . Design Engineering, p. 14840-14852, 28 Sep. 2021.