ALENOOR KRISHNA KUMAR, K. S. Design and Simulation of Area Efficient Carry Select Adder using Verilog HDL. Design Engineering, p. 7206- 7216, 7 Aug. 2021.