DR D N RAO, R. D. ULTRA LOW POWER AND OPTIMIZED HIGH SPEED DFT IMPLEMENTATION FOR ASIC SOC. Design Engineering, p. 5083-5096, 27 Jul. 2021.