CH HARITHA, M DEVANATHAN. Performance Analysis of Clock Gating Designs in Low Power Vlsi Circuits. Design Engineering, p. 1304 -, 31 May 2021.