V. Sai Keerthi, G. Ramesh. (2021). Innovative Design of 64bit Processing Unit with a Clock Gating Technique. Design Engineering, 1624- 1632. Retrieved from http://www.thedesignengineering.com/index.php/DE/article/view/7116