Meenakshi J, Divya V, Nilanjan Tewari. (2021). Switching Methodology using Selective Harmonic Elimination for a Nine Level Transistor Clamped Cascaded Inverter. Design Engineering, 455 - 466. Retrieved from http://www.thedesignengineering.com/index.php/DE/article/view/6972