K.Divyalakshmi, S.Sharmilabanu, P.Swetha, S.Jabeen. (2021). Design of Posit Multiplier Using Rounding Technique for Signed and Unsigned Data Operations in Dsp Applications . Design Engineering, 6589 - 6595. Retrieved from http://www.thedesignengineering.com/index.php/DE/article/view/5633