Alenoor Krishna Kumar, K. S. (2021). Design and Simulation of Area Efficient Carry Select Adder using Verilog HDL. Design Engineering, 7206- 7216. Retrieved from http://www.thedesignengineering.com/index.php/DE/article/view/3237