Dr D N Rao, R. D. (2021). ULTRA LOW POWER AND OPTIMIZED HIGH SPEED DFT IMPLEMENTATION FOR ASIC SOC. Design Engineering, 5083-5096. Retrieved from http://www.thedesignengineering.com/index.php/DE/article/view/2954