CH HARITHA, M DEVANATHAN. (2021). Performance Analysis of Clock Gating Designs in Low Power Vlsi Circuits. Design Engineering, 1304 -. Retrieved from http://www.thedesignengineering.com/index.php/DE/article/view/1810