V. Sai Keerthi, G. Ramesh. Innovative Design of 64bit Processing Unit With a Clock Gating Technique. DE 2021, 1624- 1632.