(1)
Meenakshi J, Divya V, Nilanjan Tewari. Switching Methodology Using Selective Harmonic Elimination for a Nine Level Transistor Clamped Cascaded Inverter. DE 2021, 455 - 466.