Alenoor Krishna Kumar, K. S. Design and Simulation of Area Efficient Carry Select Adder Using Verilog HDL. DE 2021, 7206- 7216.