CH HARITHA, M DEVANATHAN. Performance Analysis of Clock Gating Designs in Low Power Vlsi Circuits. DE 2021, 1304 -.