V. Sai Keerthi, G. Ramesh 2021. Innovative Design of 64bit Processing Unit with a Clock Gating Technique. Design Engineering. (Dec. 2021), 1624- 1632.