Meenakshi J, Divya V, Nilanjan Tewari 2021. Switching Methodology using Selective Harmonic Elimination for a Nine Level Transistor Clamped Cascaded Inverter. Design Engineering. (Nov. 2021), 455 - 466.