Alenoor Krishna Kumar, K.S. 2021. Design and Simulation of Area Efficient Carry Select Adder using Verilog HDL. Design Engineering. (Aug. 2021), 7206- 7216.