[1]
Dr D N Rao,, R.D. 2021. ULTRA LOW POWER AND OPTIMIZED HIGH SPEED DFT IMPLEMENTATION FOR ASIC SOC. Design Engineering. (Jul. 2021), 5083-5096.