[1]
CH HARITHA, M DEVANATHAN 2021. Performance Analysis of Clock Gating Designs in Low Power Vlsi Circuits. Design Engineering. (May 2021), 1304 -.